IN THE CLAIMS

- 1. (Original) A signal processor, comprising:
- a pulse width modulator having a clock rate; and
- a digital filter configured to receive an output of said pulse width modulator, wherein said output comprises a distortion, and wherein said digital filter samples said output at said clock rate to suppress said distortion.
- 2. (Original) The signal processor of claim 1, further comprising an oversampling modulator.
- 3. (Original) The signal processor of claim 2, wherein said oversampling modulator comprises a sigma-delta type modulator.
- 4. (Original) The signal processor of claim 3, wherein said oversampling modulator is upstream of said pulse width modulator.
- 5. (Currently Amended) The signal processor of claim 4, wherein said oversampling modulator generates an oversampled signal having a period and a total number of levels, and wherein said clock rate is at least M times said period, where M is said total number of levels in said oversampled signal.
- 6. (Original) The signal processor of claim 5, wherein said sigma-delta type modulator comprises a first order sigma-delta type modulator.
- 7. (Currently Amended) The signal processor of claim 3, further comprising a filter an integrator upstream of said pulse width modulator.
- 8. (Original) The signal processor of claim 1, wherein said digital filter comprises an IIR filter.

- 9. (Original) The signal processor of claim 8, wherein said IIR filter comprises a single pole filter.
- 10. (Original) The signal processor of claim 1, wherein said digital filter comprises a low pass filter.
- 11. (Original) The signal processor of claim 1, further comprising a feedback path comprising said digital filter.
- 12. (Original) An integrated circuit chip system comprising the signal processor of claim 1.
- 13. (Original) The integrated circuit chip system of claim 12, wherein said system provides a two-channel output.
- 14. (Original) The integrated circuit chip system of claim 12, wherein said system provides an eight-channel output.
 - 15. (Original) A portable audio player comprising the signal processor of claim 1.
- 16. (Original) The portable audio player of claim 15, further comprising a digital audio signal source.
- 17. (Original) The portable audio player of claim 10, wherein said digital audio source comprises a memory medium reader.
- 18. (Original) The portable audio player of claim 17, wherein said memory medium reader comprises an optical disk reader.
- 19. (Original) The portable audio player of claim 16, wherein said digital audio signal source comprises a memory for storage of a digital audio file.
- 20. (Original) The portable audio player of claim 16, wherein said digital audio signal source comprises a digital receiver.

- 21. (Original) An audio power amplification system comprising the signal processor of claim 1.
- 22. (Currently Amended) The audio power amplification system of claim <u>21</u> 20, further comprising an RC type demodulation filter.
- 23. (Original) A digital circuit for suppressing a distortion in a digital signal that exists after a pulse width modulation, wherein said pulse width modulation occurs at a clock rate, and wherein said digital circuit comprises a digital filter configured to receive said signal having said distortion and to sample said signal at said clock rate to suppress said distortion.
 - 24. (Original) A digital signal processing circuit, comprising:

 a pulse width modulator having an output with a distortion; and

 means for sampling said output and suppressing said distortion in a digital domain.
- 25. (Original) The digital signal processing circuit of claim 24, further comprising an oversampling modulator.
- 26. (Original) The digital signal processing circuit of claim 25, wherein said oversampling modulator comprises a sigma-delta type modulator.
- 27. (Original) The digital signal processing circuit of claim 26, wherein said sigmadelta type modulator comprises a first order sigma-delta type modulator.
- 28. (Original) The digital signal processing circuit of claim 25, wherein said oversampling modulator is upstream of said pulse width modulator.
- 29. (Currently Amended) The digital signal processing circuit of claim 28, wherein said oversampling modulator generates an oversampled signal having a period and a total number of levels, and said pulse width modulator operates at a clock rate that is at least M times said period, where M is said total number of levels in said oversampled signal.

- 30. (Currently Amended) The digital signal processing circuit of claim 25, further comprising a filter an integrator upstream of said pulse width modulator.
- 31. (Original) An integrated circuit chip system comprising the signal processor of claim 24.
- 32. (Original) The integrated circuit chip system of claim 31, wherein said system provides a two-channel output.
- 33. (Original) The integrated circuit chip system of claim 31, wherein said system provides an eight-channel output.
- 34. (Original) An audio power amplification system comprising the signal processor of claim 24.
- 35. (Original) The audio power amplification system of claim 34, further comprising an RC type demodulation filter.
 - 36. (Original) A portable audio player comprising the signal processor of claim 24.
- 37. (Original) The portable audio player of claim 36, further comprising a digital audio signal source.
- 38. (Original) The portable audio player of claim 37, wherein said digital audio signal source comprises a memory medium reader.
- 39. (Original) The portable audio player of claim 38, wherein said memory medium reader comprises an optical disk reader.
- 40. (Original) The portable audio player of claim 37, wherein said digital audio signal source comprises a memory for storage of a digital audio file.
- 41. (Original) The portable audio player of claim 37, wherein said digital audio signal source comprises a digital receiver.

- 42. (Original) The digital signal processing circuit of claim 24, wherein said sampling occurs at a clock rate of said pulse width modulator.
- 43. (Currently Amended) A signal processor for modulating a digital input signal, comprising a closed loop digital circuit comprising:

a forward path comprising a first filter stage coupled with and upstream from an encoder stage, wherein said encoder stage comprises a first order sigma-delta type modulator and a pulse width modulator, wherein said sigma-delta type modulator generates an oversampled signal having a period and a total number of levels, and said pulse width modulator operates at a clock rate that is at least M times said period, where M is said total number of levels in said oversampled signal, and wherein said forward path produces an output having a distortion; and

a feedback path comprising a low pass single pole IIR digital filter that samples said output in a digital domain to suppress said distortion.

- 44. (Original) The signal processor of claim 43, wherein said digital filter samples said output at said clock rate.
- 45. (Original) The signal processor of claim 43, wherein said signal processor exhibits a modulation depth of up to about -1 db in an audio frequency band.
- 46. (Original) The signal processor of claim 43, wherein said signal processor reduces a total harmonic distortion to about 90 100 db.
 - 47. (Original) A signal processor, comprising:

a digital oversampling circuit coupled with a digital pulse width modulating circuit having an output; and

a feedback path comprising a digital filter that samples said output in a digital domain.

- (Currently Amended) An integrated circuit chip configured to receive a pulse 48. code modulated digital signal and to generate a pulse width modulated digital output signal, wherein said output signal has a distortion, and wherein said distortion is suppressed by a digital filter that operates at at least a clock rate of said pulse width modulated digital signal.
 - 49. (Original) A method, comprising:

modulating a first pulse code modulated signal having a first resolution into a second pulse code modulated signal having a second resolution, wherein said second resolution is smaller than said first resolution;

modulating said second pulse code modulated signal into a third signal comprising a plurality of pulses in time having a clock rate; and

filtering in a digital domain said plurality of pulses in time to suppress a distortion in said third signal.

- (Original) The method of claim 49, wherein said first resolution is between 12 50. bits and 24 bits inclusively.
 - 51. (Original) The method of claim 50, wherein said first resolution is 16 bits.
- (Original) The method of claim 50, wherein said second resolution is between 2 52. bits and 6 bits inclusively.
 - (Original) The method of claim 52, wherein said second resolution is 4 bits. 53.
- (Original) The method of claim 49, wherein said modulating said first pulse code 54. modulated signal comprises using a sigma-delta type modulator.
- (Original) The method of claim 54, wherein said sigma-delta type modulator is a 55. first order sigma-delta type modulator.

NY2:#4607849

7

Appl. No. 10/621,504 Docket No. 37213-01000

- 56. (Original) The method of claim 49, wherein said modulating said second pulse code modulated signal comprises using a pulse width modulator.
- 57. (Original) The method of claim 49, wherein said filtering comprises using a digital filter.
- 58. (Original) The method of claim 57, wherein said digital filter comprises an IIR filter.
- 59. (Original) The method of claim 58, wherein said IIR filter comprises a single pole filter.
- 60. (Original) The method of claim 57, wherein said digital filter comprises a low pass filter.
- 61. (Original) The method of claim 49, wherein said filtering comprises forming a feedback signal having said first resolution.
- 62. (Original) The method of claim 49, wherein said plurality of pulses in time is a substantially small range of pulses in time.
- 63. (Currently Amended) The method of claim 49, wherein said modulating said first pulse code modulated signal comprises generating an oversampled signal having a period and a total number of levels, wherein said modulating said second pulse code modulated digital signal occurs at a clock rate that is <u>at least</u> M times said period, where M is said total number of levels in said oversampled signal.
- 64. (Original) The method of claim 49, wherein said filtering comprises sampling at said clock rate.
- 65. (Original) The method of claim 49, further comprising amplifying said third signal to produce an amplified output.

NY2:#4607849 8

5

- 66. (Original) The method of claim 65, further comprising creating an analog signal from said amplified output.
- 67. (Original) The method of claim 66, wherein said creating comprises using an RC filter circuit.
 - 68. (Original) A device, comprising:

means for modulating a first pulse code modulated signal having a first resolution into a second pulse code modulated signal having a second resolution, wherein said second resolution is smaller than said first resolution;

means for modulating said second pulse code modulated signal into a third signal comprising a plurality of pulses in time having a clock rate; and

means for filtering in a digital domain said plurality of pulses in time to suppress a distortion in said third signal.

- 69. (New) The signal processor of claim 7; wherein the filter is an integrator.
- 70. (New) The digital signal processing circuit of claim 30, wherein the filter is an integrator.
- 71. (New) The signal processor of claim 43, wherein said signal processor exhibits a modulation depth of up to about 0 db in an audio frequency band.
- 72. (New) The signal processor of claim 43, wherein said signal processor reduces a total harmonic distortion to about 90 140 db.
- 73. (New) The method of claim 49, wherein said first resolution is between 12 bits and 24 bits inclusively.

9

NY2:#4607849